منابع مشابه
Comparator Design Analysis using Efficient Low Power Full Adder
In today’s electronic industry, low power has emerged as principle theme. This reduction in power consumption and also in form of area, it makes the devices more reliable and efficient. So, CMOS technology has been developed which become best known for low power consumption and miniaturization in chip sizes. In a large-scale digital systems design, Comparator is a eminent to be the useful unit ...
متن کامل2- Bit Comparator Using Different Logic Style of Full Adder
In this paper a new design of comparator is described with the help of Full adder which are the basic building block of ALU and ALU is a basic functioning unit of the microprocessors and DSP. In the world of technology it has become essential to develop various new design methodologies to reduce the power and area consumption. In this paper comparator are developed using various design of full ...
متن کاملDesign and Analysis of Comparator Using Different Logic Style of Full Adder
In digital system the comparator is a very useful and basic arithmetic component. A compact, good cost benefit, high-performance ratio and LOW POWER comparator plays an important role in almost all hardware sorters. The basic function of a high-gain comparator is to determine whether an input voltage is higher or lower than a reference voltage—and to present that decision as one of two voltage ...
متن کاملDesign of a Low Power and High Speed Comparator using MUX based Full Adder Cell for Mobile Communications
Corresponding Author: G. Ramana Murthy Lecturer, Multimedia University, Faculty of Engineering and Technology, Melaka, Malaysia Email: [email protected] Abstract: This paper presents an implementation of comparator (1-bit) circuit using a MUX-6T based adder cell. MUX-6T full adder cell is designed with a combination of multiplexing control input and Boolean identities. The proposed compa...
متن کاملDesign and Analysis of Full Adder Using Adiabatic Logic
Power dissipation is an increasing concern in VLSI circuits. New logic circuits have been developed to meet these power requirements. Power dissipation can be minimized by using various adiabatic logic circuits. In this paper an Adder circuit has been proposed based on 2PASCL and ECRL logic and then compared with Positive Feedback Adiabatic Logic(PFAL), Two-Phase Adiabatic Static Clocked Logic(...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Research in Engineering and Technology
سال: 2014
ISSN: 2321-7308,2319-1163
DOI: 10.15623/ijret.2014.0307062